SCHEDULE: NOV 10-16, 2012
When viewing the Technical Program schedule, on the far righthand side is a column labeled "PLANNER." Use this planner to build your own schedule. Once you select an event and want to add it to your personal schedule, just click on the calendar icon of your choice (outlook calendar, ical calendar or google calendar) and that event will be stored there. As you select events in this manner, you will have your own schedule to guide you through the week.
Application Data Prefetching on the IBM Blue Gene/Q Supercomputer
SESSION: Memory Systems
EVENT TYPE: Papers
TIME: 1:30PM - 2:00PM
SESSION CHAIR: Jaejin Lee
AUTHOR(S):IHsin Chung, Changhoan Kim, Hui-Fang Wen, Guojing Cong
ROOM:355-D
ABSTRACT:
Memory access latency is often a crucial performance limitation for high performance computing. Prefetching is one of the strategies used by system designers to bridge the processor-memory gap. This paper describes a new innovative list prefetching feature introduced in the IBM Blue Gene/Q supercomputer. The list prefetcher records the L1 cache miss addresses and prefetches them in the next iteration. The evaluation shows this list prefetching mechanism reduces L1 cache misses and improves the performance for high performance computing applications with repeating non-uniform memory access patterns. Its performance is compatible with classic stream prefetcher when properly configured.
Chair/Author Details:
Jaejin Lee (Chair) - Seoul National University
IHsin Chung - IBM T.J. Watson Research Center
Changhoan Kim - IBM T.J. Watson Research Center
Hui-Fang Wen - IBM T.J. Watson Research Center
Guojing Cong - IBM T.J. Watson Research Center
Click here to download .ics calendar file
Click here to download .vcs calendar file
Click here to add event to your Google Calendar
Application Data Prefetching on the IBM Blue Gene/Q Supercomputer
SESSION: Memory Systems
EVENT TYPE:
TIME: 1:30PM - 2:00PM
SESSION CHAIR: Jaejin Lee
AUTHOR(S):IHsin Chung, Changhoan Kim, Hui-Fang Wen, Guojing Cong
ROOM:355-D
ABSTRACT:
Memory access latency is often a crucial performance limitation for high performance computing. Prefetching is one of the strategies used by system designers to bridge the processor-memory gap. This paper describes a new innovative list prefetching feature introduced in the IBM Blue Gene/Q supercomputer. The list prefetcher records the L1 cache miss addresses and prefetches them in the next iteration. The evaluation shows this list prefetching mechanism reduces L1 cache misses and improves the performance for high performance computing applications with repeating non-uniform memory access patterns. Its performance is compatible with classic stream prefetcher when properly configured.
Chair/Author Details:
Jaejin Lee (Chair) - Seoul National University
IHsin Chung - IBM T.J. Watson Research Center
Changhoan Kim - IBM T.J. Watson Research Center
Hui-Fang Wen - IBM T.J. Watson Research Center
Guojing Cong - IBM T.J. Watson Research Center
Click here to download .ics calendar file