SCHEDULE: NOV 10-16, 2012
When viewing the Technical Program schedule, on the far righthand side is a column labeled "PLANNER." Use this planner to build your own schedule. Once you select an event and want to add it to your personal schedule, just click on the calendar icon of your choice (outlook calendar, ical calendar or google calendar) and that event will be stored there. As you select events in this manner, you will have your own schedule to guide you through the week.
Operating System Assisted Hierarchical Memory Management for Heterogeneous Architectures
SESSION: Research Poster Reception
EVENT TYPE: Posters and Electronic Posters
TIME: 5:15PM - 7:00PM
SESSION CHAIR: Torsten Hoefler
AUTHOR(S):Balazs Gerofi, Akio Shimada, Atsushi Hori, Yutaka Ishikawa
ROOM:East Entrance
ABSTRACT:
Heterogeneous architectures, where a multicore processor, which is optimized for fast single-thread performance, is accompanied with a large number of simpler, but
more power-efficient cores optimized for parallel workloads, are receiving a lot attention recently.
Currently, these co-processors, such as Intel's Many Integrated Core (MIC) software development platform, come with a limited on-board RAM, which requires partitioning computational problems manually into pieces that can fit into the device's memory, and at the same time, efficiently overlapping computation and data movement between the host and the device.
In this poster we present an operating system (OS) assisted hierarchical memory management system.
We are aiming at transparent data movement between the device and the host memory, as well as tight integration with other OS services, such as file and
network I/O.
Chair/Author Details:
Torsten Hoefler (Chair) - ETH Zurich
Balazs Gerofi - RIKEN
Akio Shimada - RIKEN
Atsushi Hori - RIKEN
Yutaka Ishikawa - University of Tokyo
Click here to download .ics calendar file
Click here to download .vcs calendar file
Click here to add event to your Google Calendar
Operating System Assisted Hierarchical Memory Management for Heterogeneous Architectures
SESSION: Research Poster Reception
EVENT TYPE:
TIME: 5:15PM - 7:00PM
SESSION CHAIR: Torsten Hoefler
AUTHOR(S):Balazs Gerofi, Akio Shimada, Atsushi Hori, Yutaka Ishikawa
ROOM:East Entrance
ABSTRACT:
Heterogeneous architectures, where a multicore processor, which is optimized for fast single-thread performance, is accompanied with a large number of simpler, but
more power-efficient cores optimized for parallel workloads, are receiving a lot attention recently.
Currently, these co-processors, such as Intel's Many Integrated Core (MIC) software development platform, come with a limited on-board RAM, which requires partitioning computational problems manually into pieces that can fit into the device's memory, and at the same time, efficiently overlapping computation and data movement between the host and the device.
In this poster we present an operating system (OS) assisted hierarchical memory management system.
We are aiming at transparent data movement between the device and the host memory, as well as tight integration with other OS services, such as file and
network I/O.
Chair/Author Details:
Torsten Hoefler (Chair) - ETH Zurich
Balazs Gerofi - RIKEN
Akio Shimada - RIKEN
Atsushi Hori - RIKEN
Yutaka Ishikawa - University of Tokyo
Click here to download .ics calendar file