SCHEDULE: NOV 10-16, 2012
When viewing the Technical Program schedule, on the far righthand side is a column labeled "PLANNER." Use this planner to build your own schedule. Once you select an event and want to add it to your personal schedule, just click on the calendar icon of your choice (outlook calendar, ical calendar or google calendar) and that event will be stored there. As you select events in this manner, you will have your own schedule to guide you through the week.
Hardware-Software Coherence Protocol for the Coexistence of Caches and Local Memories
SESSION: Memory Systems
EVENT TYPE: Papers
TIME: 2:00PM - 2:30PM
SESSION CHAIR: Jaejin Lee
AUTHOR(S):Lluc Alvarez, Lluís Vilanova, Marc Gonzalez, Xavier Martorell, Nacho Navarro, Eduard Ayguade
Cache coherence protocols limit the scalability of chip multiprocessors. One solution is to introduce a local memory alongside the cache hierarchy, forming a hybrid memory system. Local memories are more power-efficient than caches and they do not generate coherence traffic but they suffer from poor programmability. When non-predictable memory access patterns are found compilers do not succeed in generating code because of the incoherency between the two storages. This paper proposes a coherence protocol for hybrid memory systems that allows the compiler to generate code even in the presence of memory aliasing problems. Coherency is ensured by a simple software/hardware co-design where the compiler identifies potentially incoherent memory accesses and the hardware diverts them to the correct copy of the data. The coherence protocol introduces overheads of 0.24% in execution time and of 1.06% in energy consumption to enable the usage of the hybrid memory system.
Jaejin Lee (Chair) - Seoul National University
Lluc Alvarez - Barcelona Supercomputing Center
Lluís Vilanova - Barcelona Supercomputing Center
Marc Gonzalez - Barcelona Supercomputing Center
Xavier Martorell - Barcelona Supercomputing Center
Nacho Navarro - Barcelona Supercomputing Center
Eduard Ayguade - Barcelona Supercomputing Center